

31046 U.S. PTO
10/010833
12/04/01

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

APPL NUM 10010833	FILING DATE 12/04/2001	CLASS 438	SUBCLASS 7	GAU 1765	EXAMINER neo
**APPLICANTS: Ramkumar Krishnaswamy; Hedayati Steven; 					
**CONTINUING DATA VERIFIED: 					
** FOREIGN APPLICATIONS VERIFIED: 					
PG-PUB		DO NOT PUBLISH <input checked="" type="checkbox"/>		RESCIND <input type="checkbox"/>	
Foreign priority claimed		<input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO	
35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no		5298-06500	
Verified and Acknowledged Examiners's initials					
TITLE : Method of forming semiconductor structures with reduced step heights					
U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM
(Attached in pocket on right inside flap)